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Abstract In recent years, the enhancement ofmicrochip technologies has enabled large scale
Systems-on-Chip (SoC). Due to sharp increase in number of processing elements,
SoC faces various challenges in design and testing. Network on Chip (NoC) is an
alternative technology to overcome the challenges in SoC design and testing. NoC
emergedasakeyarchitecture thatallowsonetooptimize theparameters likepower
andarea. Inspiteofitsapplications,NoCfacessomerealtimechallengeslikedesign-
inganoptimumtopology, routingschemeandapplicationmappings. Inthispaper,
weaddress themain three issuesonNoC,namely, designingofanoptimal topology,
routingalgorithmandarouterdesignforthetopology. First,weproposeatopology
anda routingalgorithm. Weprove thatour recursivenetwork topology isHamilto-
nian connected andwe propose an algorithm for data packet transmissions, which
is free from cyclic deadlocks and the algorithm maximizes the congestion factor.
Our experimental results show that the proposed topology gives better perfor-
mance in terms of average latency and power than the other topologies. Finally,
we propose a router architecture for our 3D-NoC. The router architecture is based
on sharedbuffers. Also, our experimental results indicate that theproposed router
architecture consumes less area and power than theVirtual Channel architecture.
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1. Introduction
Traditional bus based System on Chip (SoC) interconnection technologies are unable
to meet the requirements of recent multicore processors. Industries are looking vari-
ous alternative solutions to have better interconnections between cores. Network on
Chip (NoC) is an alternative solution to SoC, which will promise the efficient network
connections and routing. On-chip system designs have moved towards a more commu-
nication based methodology. For many applications, NoCs give optimum structure
and connectivity [6]. In recent years, academia and industry have been looking at
possible three-dimensional NoC (3D-NoC) technology with high density, high band-
width, and low power consumption. Even though the 3D-NoC architectures give
better performance and energy efficiency against 2D-NoC systems, the issues on chip
area, power and reliability are the still open [23]. In a 3D-NoC, the communications
between different layers (dies) will be realised by means of Through-Silicon-Via (TSV)
technology. Finding an optimal number of TSVs and their placements are vital prob-
lems. Wang et al. [27] proposed a TSV sharing (TS) scheme to save TSVs in 3-D NoC
by enabling neighboring routers to share the vertical channels in a time division mul-
tiplexing way. We have to optimize the number of TSVs during the assembly process
since thermal issues are directly related to number of TSVs [5]. Eghbal et al. [8] ad-
dressed various classifications of the potential physical faults of a baseline TSV-based
3D NoC architecture by targeting two-dimensional (2D) NoC components and their
inter-die connections. The pros and cons of 3D integrated chips are discussed in [5].
A NoC architecture consists of four basic components, namely, network interfaces,
cores, routers and links. The nodes in the NoC network will be connected with
links and the links have either static or dynamic bandwidth. Similarly, the routing
schemes are also either static or dynamic. Developing an efficient NoC means, the
NoC should have an optimum network topology, deadlock free routing scheme, it
should consume low power and better application mappings. Various survey reports
on recent developments in NoC can be found in [4, 10,18].
A reconfigurable and adaptive routing method for fault-tolerant mesh-based
networks-on-chip is given in [25]. The authors (Valinataj et al.) shown that their
algorithm can be dynamically reconfigured to support irregular topologies caused by
faulty components in a mesh network. An adaptive inter-layer message routing al-
gorithm with partial vertical links is given in [17]. Feero et al. [9] showed that the
3D-NoCs based on mesh and tree give better performance than the two dimensional
architectures. In [26], the authors proposed a Recursive Network Topology (RNT) and
a Modified Mesh Topology (MMT) and they calculated the buffer size, average flits
delay and dissipated energy for these two topologies and concluded RNT gives better
performance than MMT in terms of the above parameters. Recently, Mamaghani and
Jamali [14] showed an adaptive congestion-aware routing algorithm consistent with
traffic load for solving the congestion problem of wireless routers.
In [7], Dubois et al. proposed a deadlock free routing algorithm for a 3D-NoC
with partial TSVs. For irregular 3D-Noc topology, Holsmark et al. [11] and Luo and
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Xian [13] proposed two different deadlock free routing algorithms for mesh and torus
topologies respectively. Somasundaram et al. [22] proposed a 3D recursive topology
and they proved that the topology is Hamiltonian connected. They also proposed
a deadlock free routing algorithm.
Network congestion is another vital issues in NoCs. Any good routing schemes
should minimize the congestion. Many soft computing techniques have been proposed
for routing the cores with the minimum congestion. For example, L. Silva et al. [20]
introduced a 3D ant colony routing (3D-ACR) algorithm for three different 3D topolo-
gies namely, mesh, torus and hypercube. Ahmed and Abdallah [1] proposed a fault-
tolerant routing algorithm, called Hybrid-Look-Ahead-Fault-Tolerant (HLAFT).
The following are the main contributions in the paper: (i) construction of Hamil-
tonian connected recursive 3D-NoC topology (ii) routing algorithm for maximising
the congestion factor during data pocket transmissions, (iii) router architecture for
the proposed topology.
This paper is organized as follows: In section 2, we have given the mathematical
model for the congestion problem. We have proposed a Hamiltonian connected topol-
ogy for 3D-NoC. Also, we have given a flow algorithm to maximize the flow congestion
factor in the network. In the next section, we have proposed a router architecture for
our NoC topology. Our experimental results are given in Section 4.
2. Hamiltonian connected 3D topology
and congestion optimization
2.1. Problem formulation
Any network can be realized as a graph G = (V,E), where V and E are respectively
set of nodes and links. Here, the cores are considered as nodes and the communication
links are taken as edges of the graph. Throughout this paper, we assume n and m are
the number of nodes and links in the network graph G, respectively. A path p in the
network graph is an alternative sequence of nodes and links v1e1, ..., vkek, vi ∈ V and
ei ∈ E. A Hamiltonian path is a path that traverse through all the nodes without
a repeated node and a graph is said to be a Hamiltonian connected if contains at least
one Hamiltonian path between any two nodes. We denote by P (s,d) is the set of all
paths in G from a source node s to a destination node d. Each link e ∈ E is assigned
a length le, le ∈ Z+ and a capacity Ce, Ce ∈ Z+. We define the flow fe of a link e ∈ E
as a non-negative quantity such that fe ≤ Ce. An Augmenting path p is a path from
s to d such that Ce − fe > 0, ∀e ∈ p. Given a path p in P (s,d), the length L(p) of p is
defined as the sum of lengths of its links. That is, L(p) =
∑
e∈p le. We denoted #X
as the number of elements in the set #X.
2.2. 3D topology and Hamiltonian connectedness
The degree of a node is the number of communication channels linked with that node.
If all the degrees are two then the network is called cycle graph. Consider a cycle
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graph G with 4 nodes and add a chord between a pair of non-adjacent nodes (shown
in Fig. 1). In this paper, we have considered this graph G as our basic 2D module.
Let l, k ∈ Z+, we denote by W (l, G, k) a 3D recursive network, where l is the
number of layers and k is number of levels. If l = 1, then the topology is two dimen-
sional. The basic module W (1, G, 1) and the two level recursive structure W (1, G, 2)
are shown in Figures 1 and 2, respectively.
Figure 1. Basic module W (1, G, 1)
Figure 2. W (1, G, 2)
The basic module W (1, G, 1) is also called Diamond graph. We denote NW, NE,
SE and SW the four corner nodes of topology. We take four copies of W (1, G, 1) and
generated W (1, G, 2). In general, W (1, G, k) is obtained by joining the four copies of
W (1, G, k− 1) with six links. There are 22(k−1) copies of the basic module W (1, G, 1)
in W (1, G, k), for k ∈ Z+. Therefore, there are 4k nodes in W (1, G, k). Figure 3
shows the topology W (3, G, 2).
Theorem 2.1. Number of links in W (1, G, k) is 7× 4k−1 − 2, k ≥ 1.
Proof. We prove this result by induction on k. From Fig. 1, it is easy to see that the
number of links inW (1, G, 1) is 5. Suppose, #E(W (1, G, k−1)) = 7×4k−2−2. Now,
W (1, G,K) is formed by taking 4 copies of W (1, G, k − 1) and join the copies with
six links. Therefore,
#E(W (1, G, k)) = 4×#E(W (1, G, k−1))+6 = 4×(7×4k−2−2)+6 = 7×4k−1−2.
A routing algorithm and a router architecture for 3D NoC 373
This topology has many advantages in terms of network parameters. Our ex-
perimental studies on this topology are shown in Section 4. The vertex connectiv-
ity (minimum number of vertices required to remove from the network so that the
network becomes disconnected) of W (l, G, k) is 3. This network topology is well
connected, in the sense that it has a Hamiltonian path. This is proved in Theo-
rem 2.4. We define d(u, v) as the maximum distance between the two nodes u and v
and Gd = max{d(u, v)/u and v are any two nodes in G}. This Gd is an important
parameter, it ensures a routing path with a given hop count. It is easy to see that
Wd(1, G, k) = 4
k − 1, k ≥ 1.
Theorem 2.2. Wd(l, G, k) = l × 4k − 1.
Figure 3. W (3, G, 2)
Hamiltonian connectedness is one of the important aspects of a topology. Since
W (l, G, k) is a recursive topology, we can easy to prove that W (l, G, k) is Hamilto-
nian connected. Using mathematical induction on k we can prove that W (1, G, k)
is Hamiltonian connected and using the result we can prove that W (l, G, k) is also
Hamiltonian (again by induction on l).
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Lemma 2.3. W(1, G, k) is Hamiltonian connected, for k ≥ 1.
Theorem 2.4. W(l, G, k) is Hamiltonian connected, for k ≥ 1 and l ≥ 2 .
There are l4k nodes in W (l, G, k) and hence the length of the Hamiltonian path
is l4k − 1. That is, the maximum hop count of the network W (l, G, k) is l4k − 1.
From the Theorem 2.2, it is easy to see that the bounds of the hop count H(P ) is
7 × 4k−1 − 2 ≤ H(P ) ≤ l × 4k − 1. This upper bound is better than the fully mesh
based topology.
In a network, the flow fe cannot exceed its capacity Ce, that is, for every e ∈ E,
fe ≤ Ce. Let µ(e) = fece be the congestion factor during the data transmissions.
For any path p ∈ P (s,d), the congestion factor is µ(p) = ∑e∈p µ(e). Our aim is to
maximize the factor µ(p) for all p ∈ P (s,d). Therefore we are interested in maximizing
the congestion factor during the routing in the network.
Maximize
∑
p∈P (s,d)
µ(p),
Subject to the following constrains:
1. Total outflow at the source node is same as the total inflow at the destination
node.
2. Total inflow and outflow are same at any internal nodes (nodes other than source
and destination).
3. The congestion factor µ(e) cannot exceed unity.
4. If we assume the length of each link as unit then L(p) ≤ H(p) for all p ∈ P (s,d).
2.3. Algorithm for maximizing the congestion factor
Let us consider the network with fixed capacity Ce and dynamic data flow fe. We
are interested in maximizing the congestion factor µ(e),∀e ∈ E.
Theorem 2.5. Let G be a network graph. Then maximum µ(e) is equivalent to
minimizing the residual Ce − fe.
Proof. Min {Ce − fe : e ∈ E(G)} = Min{Ce − fe
Ce
: e ∈ E(G)}
= Min{1− fe
Ce
: e ∈ E(G)}
= Min{1− µ(e) : e ∈ E(G)}
= Max µ(e).
Hence, maximizing the congestion factor µ(e) is equivalent to minimizing the residual
Ce − fe.
Let us consider the network W (l, G, k) as a graph G. Let s and d be respectively
the source and destination nodes in W (l, G, k). In the process of minimizing the
residual, first we find a set of augmenting paths from s to d. Generally, enumerating
all possible paths between two nodes in a graph is computational hard. Particularly,
finding multipath from s to d is a NP-hard problem [2].
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Here, we propose an algorithm to minimizing the residual. During the process,
first we construct different paths from s to d. We use Breadth First Search (BFS)
method to find the paths from s to d, in this way we can find augmenting paths with
given length restrictions. Second part of our algorithms will optimize the residuals.
Algorithm for Minimizing the Congestion Residual Factor
1. Path Constructions (PC)
s: source node
d: destination node
l(v): label of the node v, v ∈ V
p: augmenting path from s to d
H(p): hop count
V = {s}
Let l(s) = 0 and set the level counter λ = 0
Initialize label counter i = 1
While d /∈ V
{
Find the neighbors of v from BFS and add to the path p.
If e = (v, w) be a link whose labeled end node v and unlabeled
end node w then add to the link e with the path p such that
i ≤ H(P ).
Write l(w) = i
V = V ∪ {w} and i = i+ 1
}
Return
2. Minimizing the Residual Capacity
Input: W (l, G, k)
Initialize: fe = 0 for all links e
Construct a set of paths Ap using PC
While Ap 6= φ
{
If p is a path in Ap
then ∆(p) = min {Ce − fe : for all e ∈ p}
Refinement of the flow fe :
fe + ∆(p) for all links e, e ∈ Ap
fe −∆(p) for all links e, e /∈ Ap
}
End
Theorem 2.6. The flow algorithm will minimize the residual capacity during the
routing.
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Proof. Let s and d be respectively the source and the destination nodes in the network.
Let P = {p1, p2, ..., pk} be a set of paths from s to d.
Consider a path p1 from P . The congestion residual of each link in p1 is re =
Ce − fe. This residual is the current bandwidth of each link in path p1. Now, we
update the flow by adding this residual. During this process, capacity and flow are
equal for at least one link in the path. We call such a link as a blocked link. Now, we
choose another path pi from P which does not contain the blocked link. We update
the flow in the path by adding the congestion residual re = Ce − fe. Here also, at
least one link becomes a blocked link. By proceeding like this, we can update the
flow and end up with some blocked links. The set of blocked links forms a cut set and
this cut set will partition the network into two parts. Therefore, we cannot find any
augmenting path from s to d. Sum of the flow values of the blocked links is equal to
the total congestion residual.
It is easy to see that the above algorithm takes a polynomial time for its com-
putations since the BFS takes as many as number of links and we require only linear
time to calculate ∆(p).
In a NoC, deadlock is a vital problem during the data packet transmissions. In
the above algorithm, we construct paths based on BFS and these paths do not contain
any cycles. Hence our algorithm will avoid the cycles and therefore our algorithm is
free from cyclic deadlocks.
3. Router architecture with shared queues
Designing an optimal router architecture is one of the challenging problems in NoCs.
The buffers are expensive and space consuming and they are not well used. Most of
the time, only 40% of the buffer size is efficiently utilized while the remaining 60% is
underutilized. All the buffers in the input ports may not have packets for transferring.
A few input buffers will get packets while all others are regularly empty. To address
this issue, different router architectures have been proposed based on the number of
buffers. For example, in a Wormhole (WH) router the buffer is a single queue and in
a Virtual-Channel (VC) router the buffer has many queues in parallel. Each of these
parallel queues are known as VCs which enables temporary storage of packets from
different queues, effectively reducing occurrence of packet stalling.
Gharan and Khan [15] have presented a dynamic VC organization and architec-
ture for NoC systems. They proposed an input-port micro-architecture to support a
dynamic virtual channel. A heterogeneous NoC router architecture was proposed by
Itzhak et al. [3]. This architecture will support different link bandwidths and different
number of VCs. Flexible elastic buffering for VC based NoCs (ElastiStore) was pro-
posed by Seitanidis et al. [19]. They extended the elastic buffer architectures to sup-
port multiple VCs. This is a lightweight architecture with minimal buffering. In [24],
Tran and Baas proposed a shared buffer router (RoShaQ) for high performance NoCs.
This architecture optimizes the utilization of buffers. Andrew B. Kahng et al. [12]
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showed an accurate power and area model for network routers (ORION 2.0) that are
easily usable by system level designers. They showed a reproducible methodology
for extracting inputs to their model from reliable sources. Pavan Poluri and Ahmed
Louri [16] proposed a reliable NoC router architecture, which has ability to tolerate
both hard and soft errors in the routing pipeline. They used spatial redundancy and
exploitation of idle cycles techniques for their router design. In this paper, we modify
the RoShaQ architecture with redirecting modules. Also, we implement this archi-
tecture with the proposed topology W (l, G, k). The router architecture with shared
queue improves the storage capacity and buffer utilization, which is shown in Figure 4.
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Figure 4. RoShaQ
In this architecture, the inactive queues have the ability to distribute their storage
capacity to other input ports. First the packet will reach the input port. This is
called queue write or buffer write. After that the packet will be sent to both of the
state modules. A state module generally has three main functions. First, it will
check whether the packet is a head flit, body flit or tail flit. Second, it will decide
a particular output for the packet to traverse the crossbar. Third, it will generate
a grant signal. The Statemodule_one will decide a shared queue for the incoming
packet and the statemodule_two will decide a main output for the input packet to
traverse the second crossbar. Then the state modules generate and send request
signals to the shared queue allocator and output port allocator to indicate that there
is a packet present at the input port. The request signal sent by the statemodule_one
will go to the SQA (Shared Queue Allocator) and this will check whether the selected
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shared queue is empty or full. If it is empty it will send a grant signal back. At the
same time, the statemodule_two will also send a request signal to the OPA (Output
Port Allocator) which will then check whether the requested output port is empty or
full. If it is empty, it will send a grant signal back to indicate that the packet present
in the input port can traverse the cross bar. Sometimes both the OPA and SQA will
send their grant signals at the same time; then the priority will be given to the OPA,
and the packet will traverse the second crossbar.
The SQA will receive requests from all the input queues and will generate grant
signals only if: 1) the shared queues are empty or 2) if more than one input ports is
requesting for the same output port. This shared queue packet storing policy ensures
deadlock freedom for the networks. During light load conditions packets usually avoid
shared queues, then the router operates in the WH mode. At heavy load conditions,
a packet presents at the input queue fails to receive a grant signal from the OPA, but
it can receive a grant signal from SQA and is then permitted to traverse through the
shared-queue crossbar. In the next cycle, it then arbitrates for the selected output
port and traverses the output crossbar to the given output channel. RoShaQ operates
as an output-buffered router. This is a 3D router with 7 input/output ports.
3.1. Redirecting module
If any physical damage occurs in the physical output channel, then the data present
in the input port requested for the output port in question will not receive a grant
signal, leading to data loss. To avoid this problem, we introduce here a redirecting
module. This module will first check if any output port is physically damaged or not.
If a damaged output port is found then the module will send a busy bit. Also it will
check if any input port is requested for that particular output port. If this is the case,
it will look for another, undamaged empty output port and connect the input port to
this output port, thereby avoiding packet loss due to a damaged output port in the
router.
In general, it will work in the following way:
• If any output port is physically damaged
• Busy bit will activated
• Check any of the input port request for that output port
• If so, check any other output port is empty
• Connect the input port to that output port and traverse the cross bar.
4. Experimental results
In light load conditions, the data which is present in the input port directly traverses
the second cross bar and reach to the output port. In heavy load conditions, the
output port is busy and, data present in the input port traverses the first cross bar and
is stored into the shared queue. Then a request signal is sent to the statemodule_two,
and after getting a grant signal, the data traverses the second crossbar to reach
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the output port. To avoid packet loss, we introduce the redirecting module, whose
operation is shown in Figure 4. For our experiments, we consider the two topologies
W (3, G, 2) and Mesh of Grid topology (MoG), which are shown in Figures 3 and 5
respectively.
Figure 5. MoG
We simulate the topology W (3, G, 2) to obtain various parameters like, through-
put and latency. We assume that the node SW of the bottom layer is the source node
and the node NE of the top layer is the destination node. Table 1 shows that through-
put is 180.54 kbps and the latency is 0.4478 ns. The packet loss rate is measured as the
percentage of dropped packets out of the total number of injected packets. We obtain
the packet loss percentage which is 4.1%. These values are calculated for W (3, G, 2),
MoG topology and Partial MoG topology (PMoG) (Fig. 6), which are shown in Ta-
ble 1. We observe that W (3, G, 2) gives better results in throughput, packet loss
percentage and latency than the other two topologies. Using the Synopsys Design
Compiler, we evaluate the area and power. Table 2 shows the analysis of the 3D
router with our topology W (3, G, 2), with different flit sizes. We take the traditional
VC router, the router based on ORION2.0 [12] and Shield [16]. The area requirement
for the proposed work is 15746.4 µm2 which is much lesser than other architectures.
When we implement this in a W (3, G, 2), the modified RoShaq consumes less than
25 % energy per packet than the traditional VC router.
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Figure 6. PMoG
Table 1
Performance metrics for PMoG, MoG, W (3, G, 2)
Topology PMoG MoG W (3, G, 2)
Throughput (kbps) 145.78 72.09 180.54
Latency (ns) 0.4758 0.3830 0.4478
No. of packet sen 4134 4134 4134
No. of packet loss 170 142 130
Packet loss in % 4.1 3.4 3.1
Table 2
Modified RoShaq Design using different flit size
Parameters 32 bit 64 bit 128 bit
Area 65226.7 µm2 81219.8 µm2 15746.4 µm2
Cell Internal Power 1.2944 mW 1.3566 mW 2.3355 mW
Total Dynamic Power 1.378 mW 1.542 mW 2.6669 mW
Cell Leakage Power 245.9647 µW 309.7439 µW 562.2573 µW
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Table 3
RoShaq × VC
Topology VC Modified RoShaQ
Area 25125.3 µm2 15746.4 µm2
Cell Internal Power 6.187 mW 2.3355 mW
Total Dynamic Power 7.4589 mW 2.6669 mW
Cell Leakage Power 923.6941 µW 562.2573 µW
5. Conclusions
In a multi-core system architecture, Network on Chip emerged as a key architecture
that optimize the various parameters like, power and area. In this paper, we addressed
three main issues on NoC, namely, designing of an optimal topology, routing algorithm
and a router design for the topology. First, we proposed a recursive 3D topology and
a routing algorithm for data packet transmissions. We proved that our recursive
network topology is Hamiltonian connected, our routing algorithm is free from cyclic
deadlocks and the algorithm maximize the congestion factor. Our experimental results
show that the propose topology gives better performance in terms of average latency
and power than the other topologies. Finally, we proposed a router architecture for
our 3D-NoC. The router architecture is based on shared buffers. Our experimental
results indicated that the proposed router architecture consumes less area and power
than the virtual channel architecture.
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